A new implementation of high quality factor (e) copper (Cu) inductors on CMOS-grade silicon substrates using a fully CMOS-compatible process is presented. A lowtemperature fabrication sequence is employed to reduce the loss of Si wafers at RF frequencies using micromachining technique. This method does not require air suspension of the inductors, resulting in mechanically-robust structures that are compatible with any packaging technology. A 1nH inductor fabricated on this low-loss micromachined Si substrate exhibits a high peak Q of 51 at 1.OGHz (40 at 2.4GHz) with a self-resonant frequency larger than 10GHz.
INTRODUCTION
Integrated high-Q inductors can improve the performance and integration-level of RFIC's while reducing their power consumption and cost. On-chip inductors in commercially available CMOS processes exhibit poor Q's ( 4 5 ) due to the high-frequency loss of silicon (Si) substrate and ohmic loss of thin metal layers. While metal loss can be reduced by using thick high-conductivity metals, substrate loss has remained the major bamer in reaching inductor 8 ' s on Si comparable to that of off-chip elements. Micromachining techniques have been utilized to reduce the substrate loss and increase Q. Previously reported techniques include suspension of the inductor stnrcture or high temperature processes that are not CMOS-compatible [ 1, 21. Suspension may cause susceptibility to shock and vibrations and can complicate die packaging.
In this paper, we present a low-temperature CMOScompatible process sequence to selectively reduce the substrate loss underneath RF passive components while maintaining solid mechanical support for the inductor. Simultaneously, metal loss of inductors is reduced by electroplating thick (-26pm) Cu layer. A InH Cu inductor fabricated on this low-loss micromachined silicon substrate exhibits high Q of 5 1 at 1 GHz. This is the highest Q reported for planar spiral inductors fabricated on CMOSgrade Si substrate. 
INDUCTOR DESIGN

TRENCHED SI ISLAND FOR REDUCED SUBSTRATE LOSS
At RF frequencies, induced currents in the Si substrate limit Qsvbslrole by converting the electromagnetic energy into heat. Equations 2 and 3 show the components of the induced current in the substrate at the presence of electromagnetic fields [5].
where cr and tun8 represent the substrate conductivity and loss tangent, respectively; w is the angular frequency, &'and E" are the real and imaginary part of the substrate permittivity and , u is the permeability. For low-resistivity substrates such as CMOS-grade Si, the electrically-induced current (uE) dominates over the dipole loss (OE' tans E). However, for high-resistivity substrates the dipole loss is the determining loss mechanism. At higher frequencies, creation of the magnetically induced eddy current in lowresistivity substrates (Eq.3) also limits QsUbxtrOt,.
Disrupting the path of current by slicing the substrate with deep high-aspect-ratio trenches reduces the substrate effective permittivity and conductivity, which in turn reduces the electrically-and magnetically-induced currents as well as the dipole loss. A low-loss substrate on which the inductor is firmly supported can then be realized by subsequently bridging over the open areas through deposition of a low loss-tangent PECVD dielectric layer 
THICK COPPER FOR REDUCED METAL Loss
Metal loss is reduced by electroplating thick Cu ( -2 6 p ) and eliminating the effect of ground plane by increasing the signal to ground distance in the inductor layout.
Figure 2. SEMpicture of Trenched Silicon island PSI).
For coplanar inductors with distant ground, current does not recede on the bottom surface of the conductor, as opposed to microstrip lines with close ground [ti], and the series resistance of the conductor can be calculated from:
Conductor width, total length and thickness are represented by w, I and t, respectively; k is a correction factor, which depends on t and w, cr is the conductivity of the metal and 6 is the skin depth (e.g. S& =1.3pm @ 2.4GHz). Equation 4
justifies the improvement in Qmetal for thicker conductors as the series resistance continues to drop even with metal thicknesses in excess of 5 times the skin depth [7] . Figure 3 shows the fabrication process flow for the Cu inductors on TSI. First, deep high-aspect-ratio (25: 1) trenches are etched in the Si substrate using the Bosch process. A 2-3pm thick PECVD S O 2 layer is then deposited at 300°C to cover the openings and lower the substrate parasitic capacitances. The first metal layer is subsequently formed by the evaporation and patterning of a 2pm thick Chrome (Cr)-Cu-Cr layer. To isolate the two metal layers, a 2pm thick PECVD SiOz is deposited at 300°C and vias are opened. A 1000A" seed layer of Cr-Cu is then sputter deposited, followed by spin-coat and patteming of the electroplating mold. Thick NR4-XOOOP negative-tone photoresist has been used for this purpose, which produces high-aspect-ratio (5: 1) and straight-sidewall columns as shown in Fig. 4(a) . Finally, thick layer of Cu is electroplated and the photoresist and seed layer are removed. Figure 4(b) shows SEM pictures of a one-turn inductor on TSI.
INDUCTOR FABRICA~ION
To evaluate the effectiveness of trenched Si island in reducing the substrate loss, similar inductors were also 
SIMULATION AND TEST RESULTS
Rectangular and circular type inductors of various dimensions were fabricated and tested on low-loss micromachined Si substrates. On-wafer S-parameter measurements were carried out using an hp8517B vector network analyzer and ground-signal-ground Cascade microprobes. The pad-only characteristics were measured on the open pad structures. The pads pmsitics were then deembedded from the overall inductor characteristic by subtracting the Y-parameters of the pads from the Yparameters of the embedded inductors. The equivalent circuit model shown in Fig.1 is used to extract the electrical parameters. For one-turn one-port inductors, the second port in the model was grounded. Inductance and Q are calculated from:
x n x f
Re(YiJ Figure 6 demonstrates the remarkable effectiveness of the trenched Si island in increasing the Q. As it is shown in Fig.  6(b) the SI1-parameter of the inductor fabricated on TSI (low-temperature) is very close to the one fabricated on 50pm thick solid UI (high-temperature), and the inductor has significant higher Q compared to when it is fabricated on a 4pm thick oxide-covered silicon. (Fig. X(b) ). The modeled electrical parameters and Q of this inductor are shown in Table 1 and Fig. 9 , respectively. Another result extracted fiom measurement is the negligible dependency .of Q on the trenched island area. Interestingly, the change in Q is less than 10% (at 2.4GWz) if the trenched island area is extended beyond the Cu track area ( D O in Fig.lO) , alleviating the need for trenching the entire area beneath the inductor (Fig.10) . The Q vs. frequency plots for a one-turn Cu inductor with two different metal thicknesses is shown in Fig. 11 , confirming improvement in coplanar inductor Q for metal thicknesses in excess of five times the skin depth at lower frequencies where metal loss is the dominant @limiting mechanism. It is notable' that inductors fabricated on TSI have high embedded-Q in contrast to the suspended inductors (Fig.  12) [2] . This is due to the fact that parasitic capacitances of 
CONCLUSION
A new implementation of high+ integrated Cu inductors on CMOS-grade Si substrates using a fblly CMOS-compatible process has been introduced. A new fabrication sequence has been used to reduce the lass of Si substrate at RF frequencies. Several inductors have been fabricated on this low-loss Si substrate. Measurement results indicate a significant improvement in the Q compared to the inductors fabricated on the conventional CMOS-grade Si substrates.
